4-Layer Polygonal PCB based PDN

Morten Schierholz: morten.schierholz@tuhh.de Research Assistant at

Institut für Theoretische Elektrotechnik
Hamburg University of Technology (TUHH)

January 10, 2024




Figure 1: a) Top view of the printed circuit board (PCB), b) side view of the printed circuit board (PCB). The parameters are named as found in the data files. Three vias are placed in a fixed place. Figures adapted from [1].

1 Introduction

You can find all information regarding the printed circuit board (PCB) structure and setup in the following chapters. The PCB is described by the stackup, (order, type, material, thickness of layers) the board geometry (height, width), the via geometry (via radius, via antipad, etc.), the transmission lines (width, thickness, material) only if applicable and connectivity of vias, planes and [transmissions lines].

Each of the previously mentioned aspects has an individual chapter. If instead of a numerical value a variable (capital letters) is given this parameter is varied during the electromagnetic (EM) simulations. Further information are found in Chap. 3.

1.1 How to Cite?

If you use the provided data you have to reference by using at least the following Open Access paper [2]:

M. Schierholz et al., "SI/PI-Database of PCB-Based Interconnects for Machine Learning Applications," in IEEE Access, vol. 9, pp. 34423-34432, 2021, doi: 10.1109/ACCESS.2021.3061788.

1.2 Data Structure

Included in the download are multiple files and folders, See Tab. 1. See Fig. 1 for the parameter definitions.

1.3 Usage in Publications

This data set was used in the following publications:

[1]

Table 1: Data Directory

Name	Type	Description	
ReadMe.pdf	PDF-Document	This Description	
parameter.csv	CSV Document (Delimeter = ',')	Parameter file with all parameter variations, see Chap. 3.	
variation/	Directory	Directory having all EM simulation results (S-Parameter), see Chap 4	

Table 2: Printed Circuit Board Stackup

Layer	Type	Connectivity	Material	Thickness
0	plane	GND	copper	[TMET]
1	dielectric	None	dielmoat	[TDIEL]
2	plane	PWR	copper	[TMET]
3	dielectric	None	dielmoat	[TDIEL]
4	plane	PWR	copper	[TMET]
5	dielectric	None	dielmoat	[TDIEL]
6	plane	GND	copper	[TMET]

Table 3: Printed Circuit Board Material

Name	Type	$egin{array}{c} ext{Conductivity} & \sigma \ \left(rac{S}{m} ight) & \end{array}$	$egin{aligned} \mathbf{Rel.} \ \mathbf{Permittivity} \ arepsilon_r \end{aligned}$	Loss Tangent	$ m Rel. \ Permeability \ m \mu_r$
copper	conductor	[CONDUCTIVITY]	not applicable	not applicable	1.0
dielmoat	dielectric	not applicable	[PERMITTIVITY]	[LOSSTANGENT]	1.0

2 PCB Structure

The structure is a PCB with multiple planes, vias and materials. The vias and the stackup is explained in the following sections. If a parameter (italic font) instead of a numerical value is given this parameter was changed during the EM simulation. Further information of the parameters are found in Chap. 3.

2.1 Board Size

The board has a polygonal size, see Fig. 1. Along two lines (EXT1, EXT2) the board is extended. Thereby the size of the PCB is increased or descreased.

2.2 Stackup

The structure has overall 3 cavities with planes, and dielectrics. The planes are modeled as solid planes over the total size of the PCB. An overview of the stackup is shown in Tab. 2.

The connectivity of a layer is used to connect corresponding vias. Dielectric Material is not connected to any net. The Material definitions are shown in Tab. 3.

2.3 Via

The vias have multiple dimensional aspects, an overview is given in Fig. 2. The dielectric material (Dielectric) is the material from the dielectric layer, see Tab. 2. For each via array different via parameters are possible e.g. via radius. Additional information of the parameters can be found in the CONMLS user manual CONMLS by TET).




Figure 2: Overview of the via parameter e.g. via-radius. Pad radius signal and pad radius plane is relevant in the signal layer and plane layer respectively.

2.3.1 A1: Via Model and Array

The vias of array A1 are organized in an interstitial pattern with 3x3 power vias and 4x4 ground vias, see Fig. 3 a) and b). All ground vias are connected to all ground planes. All power vias are connected to all power planes. The pitch is defined according to Fig. 3 a) and b), top, and bottom view, respectively.

Figure 3: a) top view of A1 with interstitial pattern and port numbering. b) bottom view of A1 with interstitial pattern and port numbering. c) top view of A2 with interstitial pattern and port numbering. d) bottom view of A2 with interstitial pattern and port numbering.

Table 4: Parameters Via Model: a1_via_model

Parameter	Value (mil)
name	a1viamodel
via_radius	[A1_VIARADIUS]
inner_radius	0.0
pad_radius_signal	0.0
antipad_radius	[A1_ANTIPADRADIUS]
pad_radius_plane	0.0
material	copper
cap_type	auto
cap_fd	no
cap_cfu	0.0
cap_cfl	0.0

3 Parameter Variation

Some parameters of the PCB are varied throughout the EM simulations. Parameters are in general marked by capital letters. All parameter variations are stored in the file parameter.csv>, see Chap. 3.1.

3.1 Parameter Storage File <parameter.csv>

4 EM-Simulation

The EM simulations are carried out with an in house developed simulation tool. The tool is based on physics based via models [3–5]. In recent work of the institute many correlations with full-wave solver have been made with a high accuracy.

The simulations are performed with perfect magnetic conducting (PMC) boundary conditions. The frequency spectrum is 1×10^6 Hz to 1×10^9 Hz with 334 linearly spaced frequency points.

5 Contact

You can find the contact information and the person in charge SI/PI-Database at TET): https://www.tet.tuhh.de/en/si-pi-database/

References

- [1] M. Schierholz, Y. Hassab, I. Erdin, J. Balachandran, and C. Schuster, "Applying Techniques of Transfer and Active Learning to Practical PCB Noise Decoupling," in *DesignCon 2024*, Santa Clara, CA, USA, Feb. 2024.
- [2] M. Schierholz, A. Sanchez-Masis, A. Carmona-Cruz, X. Duan, K. Roy, C. Yang, R. Rimolo-Donadio, and C. Schuster, "SI/PI-Database of PCB-Based Interconnects for Machine Learning Applications," *IEEE Access*, vol. 9, pp. 34 423–34 432, Feb. 2021.
- [3] R. Rimolo-Donadio, X. Gu, Y. Kwark, M. Ritter, B. Archambeault, F. de Paulis, Y. Zhang, J. Fan, H.-D. Brüns, and C. Schuster, "Physics-Based Via and Trace Models for Efficient Link Simulation on Multilayer Structures Up to 40 GHz," *IEEE Transactions Microwave Theory and Techniques*, vol. 57, no. 8, pp. 2072–2083, Aug. 2009.
- [4] X. Duan, R. Rimolo-Donadio, H.-D. Brüns, and C. Schuster, "A Combined Method for Fast Analysis of Signal Propagation, Ground Noise, and Radiated Emission of Multilayer Printed Circuit Boards," *IEEE Transactions on Electromagnetic Compatibility*, vol. 52, no. 2, pp. 487–495, May 2010. [Online]. Available: https://doi.org/10.1109/temc.2010.2041238
- [5] S. Müller, F. Happ, X. Duan, R. Rimolo-Donadio, H.-D. Bruns, and C. Schuster, "Complete Modeling of Large Via Constellations in Multilayer Printed Circuit Boards," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 3, no. 3, pp. 489–499, Mar. 2013. [Online]. Available: https://doi.org/10.1109/tcpmt.2012.2234211